PROCEEDINGS OF THE 2012 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS & ALGORITHMS

ERSA²

Editor

Toomas P. Plaks



[©]CSREA Press

This volume contains papers presented at The 2012 International Conference on Engineering of Reconfigurable Systems & Algorithms (ERSA'12). Their inclusion in this publication does not necessarily constitute endorsements by editors or by the publisher.

Copyright and Reprint Permission

Copying without a fee is permitted provided that the copies are not made or distributed for direct commercial advantage, and credit to source is given. Abstracting is permitted with credit to the source. Please contact the publisher for other copying, reprint, or republication permission.

Copyright [©] 2012 CSREA Press ISBN: 1-60132-233-X Printed in the United States of America

> CSREA Press U. S. A.

ERSA'12

ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS

The international conference on Engineering of Reconfigurable Systems and Algorithms (ERSA) was founded in 2001 and, since then, has been held each year in Las Vegas.

ERSA conference focuses on different approaches in engineering of reconfigurable systems: in hardware design and in implementing of algorithms; including theory, architecture, algorithms, design systems and applications that demonstrate the benefits of reconfigurable computing. ERSA conference solicits papers from all aspects of reconfigurable computing, including classical programmable logic, as well as configurable multiprogramming related papers.

Topics of interest include but are not limited to:

- Theory Synthesis, Mapping, Parallelization, Partitioning...
- Software CAD, Languages, Compilers, Operating Systems...
- Hardware Adaptive and Dynamic Hardware, Reconfigurable Architectures...
- Applications Mobile Computing, Automotive Industry, Smart Cameras...

ERSA conference explores emerging trends and novel ideas in the area of parallel, reconfigurable, high-performance computing architecture, design methods and applications. ERSA is promoting multidisciplinary research and new visionary approaches including bio-inspired architectures, computational biology, physics etc.

ERSA conference brings together leading scientists and researchers from academia and industry. ERSA is aiming to provide a forum where new research results can be quickly published and presented to research community, where people can discuss and share the latest ideas without a long publishing time. Only one and half months are required from submitting a paper to presenting it at the conference when following late CFP option. Late papers, which are not ready for conference time publication, are published in post-conference proceedings, in the official ERSA proceedings. All conference proceedings/books are considered for inclusion in major database indexes.

After the conference, best ERSA papers are published in special issues of reputable international journals: in The Journal of Supercomputing (Springer), IEEE TVLSI, ACM Transactions on Embedded Computing Systems.

This year, the ERSA conference accepted academic and industrial papers. We will continue with industrial sessions and papers in upcoming years. The ERSA'12 program includes keynote and invited papers, featured and regular session, regular papers, short papers and posters. Finally, ERSA has two hot topics this year:

- Developing Heterogeneous Computing Systems (Multicore, CPU Plus FPGA,...)
- Hardware Security And Trust In Reconfigurable Heterogeneous Systems

I hope that the ERSA conference, covering different aspects of reconfiguration techniques, will raise your awareness about the scope of reconfigurable or adaptive computing. I would like to thank the authors for submitting their papers to ERSA'12 and for preparing the final versions of their papers for due date. I hope you all will have successful and enjoyable meeting in Las Vegas this year and I hope to meet you again in next years. I would like to extend my deepest gratitude for the efforts extended by the ERSA'12 Program Committee and to all external reviewers for their careful reading of all of the submitted papers.

Last but not least, I would like to thank the organizing team of The 2012 World Congress in Computer Science, Computer Engineering, and Applied Computing, and, especially, the General Chair Prof. Hamid Arabnia, for the continuous support and help in organizing the ERSA conference.

Toomas P. Plaks ERSA Chairman London Oct., 2012

ERSA'12 SPONSORS & PARTNERS







ERSA'12 Conference Organisation

Conference Chair

Dr. Toomas P. Plaks London, UK

Industrial Co-Chair

Mr. Daniel Nenni Semiconductor Wiki Project USA

Advisory Board

Prof. Reiner Hartenstein Informatik (CS&E dept.) at TU Kaiserslautern Germany Prof. Viktor K. Prasanna Univ. of Southern California USA Dr. Nick Tredennick Gilder Technology Report USA

Industrial Advisory Board

Mr. Daniel Nenni Semiconductor Wiki Project USA Dr. Stahlberg Eric
 OpenFPGA USA

Dr. Steven A. Guccione Bank of America USA

Steering Committee

Prof. Peter Athanas Virginia Tech., USA Prof. Stephan Brown Univ. of Toronto, Canada Dr. Steven A. Guccione CMPWare Inc., USA Prof. Masanori Hariyama Tohoku Univ., Japan Prof. Krzysztof Kuchcinski Lund Univ., Sweden Prof. Wayne Luk Imperial College, UK Prof. Bernard Pottier Univ. of Bretagne Occidentale, France Prof. Marco Platzner Univ. of Paderborn, Germany Dr. Eric Stahlberg OpenFPGA, USA

Programme Committee

Athanas Peter Beckett Paul Botella Guillermo Bretschneider Timo Rolf Brown Stephan Caffarena Gabriel Diniz Pedro Doss Christopher C. Gogniat Guy Gorgon Marek Goulart Victor Guccione Steven Ha Yajun Hanna Darrin Hannig Frank Hariyama Masanori Harkin Jim Herbordt Martin Hochberger Christian Jang Ju-wook Jrvinen Kimmo Jean Jack Kastner Ryan **Kitsos** Paris Koester Markus Kuchcinski Krzysztof Lam Herman Lavenier Dominique Lee Jaehwan Lee Jeong A Lee Jooheung Leeser Miriam Liang Xuejun Ou Jingzhao Patterson Cameron Platzner Marco Porrmann Mario Pottier Bernard Prasanna Viktor Robinson William H. Rotondi Guido Santambrogio Marco Domenico Sawitzki Sergei Sethuraman Bala Siemers Christian Silvano Cristina Smith Melissa C. Stahlberg Eric Stitt Greg Streichert Thilo Thomas David Vitabile Salvatore Ziavras Sotirios G. Zipf Peter

Virginia Tech., USA RMIT Univ., Australia Complutense Univ. of Madrid, Spain Nanyang Technological Univ., Singapore Univ. of Toronto, Canada Univ. CEU San Pablo, Spain Univ. of California at Santa Barbara, USA North Carolina A & T State Univ., USA Univ. of South Britanny, France AGH Univ. of Technology, Poland Kyushu Univ., Japan Cmpware, USA National Univ. of Singapore, Singapore Oakland Univ., USA Univ. Erlangen-Nrnberg, Germany Tohoku Univ., Japan Univ. of Ulster, Northern Ireland Boston Univ., USA TU Dresden, Germany Sogang Univ., S. Korea Helsinki Univ. of Technology, Finland Wright State Univ. Dayton, USA Univ. of California San Diego, USA Hellenic Open Univ., Greece Imperial College, UK Lund Univ., Sweden Univ. of Florida, USA **IRISA**, France Purdue Univ., USA Chosun Univ., S. Korea Univ. of Central Florida, USA Northeastern Univ., USA Jackson State Univ., USA XILINX, Inc., USA Virginia Tech., USA Univ. of Paderborn, Germany Univ. of Paderborn, Germany Univ. of Bretagne Occidentale, France Univ. of Southern California, USA Vanderbilt Univ., USA Italian National Statistical Institute (ISTAT), Italy Politecnico di Milano, Italy Philips Research Europa, The Netherland Mentor Graphics, USA Univ. of Applied Sciences Nordhausen, Germany Politecnico di Milano, Italy Clemson Univ., USA OpenFPGA, USA Univ. of Florida, USA Daimler AG, Germany Imperial College, UK Universit di Palermo, Italy New Jersey Institute of Technology, USA Darmstadt Univ. of Technology, Germany

Contents

SESSION: ERSA KEYNOTE

3

OpenCL for FPGAs: Prototyping a Compiler

Tomasz Czajkowski, David Neto, Michael Kinsner, Utku Aydonat, Jason Wong, Dmitry Denisenko, Peter Yiannacouras, John Freeman, Deshanand P. Singh, Stephen D. Brown

SESSION: APPLICATIONS

Future Internet Infrastructure and its Hardware Support Technology for Smart Grid <i>Hiroaki Nishi</i>	15
Software-Based Reconfigurable Computing Platform (AppSTAR) for Multi-Mission Payloads in Spaceborne and Near-Space Vehicles	25
Edward Beadle, Timothy Dyson	
Implementation of a Hardware Architecture to Support High-speed Database Insertion on the Internet	32
Yusuke Nishida, Hiroaki Nishi	
<i>SESSION:</i> DEVELOPING HETEROGENEOUS COMPUTING SYSTEMS - MULTICORE, CPU + FPGA	
From Streaming Models to FPGA Implementations	41
Hugo Andrade, Jeff Correll, Amal Ekbal, Arkadeb Ghosal, Douglas Kim, Jacob Kornerup, Rhishikes Limaye, Ankita Prasad, Kaushik Ravindran, Trung Tran, Mike Trimborn, Gerald Wang, Ian Wong, Guang Yang	h
A Configurable VHDL Template for Parallelization of 3D Stencil Codes on FPGAs	48
Franz Richter, Michael Schmidt, Dietmar Fey	
Distributed Approaches for Self-Adaptive Embedded Systems	56
Pascal Benoit	
Identifying Data-Dependent System Scenarios in a Dynamic Embedded System <i>Elena Hammari, Francky Catthoor, Per Gunnar Kjeldsberg, Jos Huisken, Konstantinos Tsakalis,</i> <i>Leonidas Iasemidis</i>	70

SESSION: HARDWARE SECURITY AND TRUST IN RECONFIGURABLE HETEROGENEOUS SYSTEMS

Tackling the Security Issues of FPGA Partial Reconfiguration with Physical Unclonable79Functions

Yohei Hori, Toshihiro Katashita, Akashi Satoh

Ensuring Design Integrity through Analysis of FPGA Bitstreams and IP Cores	91
Jonathan Graf, Scott Harper, Lee Lerner	
Cryptanalysis on Reconfigurable Computers	98
Tim Guneysu	
A Practical FPGA Implementation of Regular Expression Matching with Look-ahead Assertion	105
Yoichi Wakaba, Masato Inagi, Shin ichi Wakabayashi	
SESSION: RECONFIGURABLE ARCHITECTURE	
Area-Efficient Design of Asynchronous Circuits Based on Balsa Framework for Synchronous FPGAs	113
Yoshiya Komatsu, Masanori Hariyama, Michitaka Kameyama	
FPGA-based Implementation of Compact Compressor and Decompressor of Floating-Point Data-Stream for Bandwidth Reduction	119
Tomohiro Ueno, Yoshiaki Kono, Kentaro Sano, Satoru Yamamoto	
Optical Configuration Acceleration On A New Optically Reconfigurable Gate Arra VLSI using a Negative Logic Implementation	127
Retsu Moriwaki, Minoru Watanabe	
Architecture of an Asynchronous FPGA for Handshake-Component-Based Design Yoshiya Komatsu, Masanori Hariyama, Michitaka Kameyama	133
SESSION: SHORT PAPERS and POSTERS	
An Asynchronous FPGA Based on Dual/Single-Rail Hybrid Architecture	139
Zhengfan Xia, Shota Ishihara, Masanori Hariyama, Michitaka Kameyama	
IPP Watermarking-Based Protection of Embedded Cores on FPL Devices	143
Luis Parrilla, Encarnación Castillo, Antonio Garcia, Guillermo Botella	
Low-Power Heterogeneous Platform for High Performance Computing and Its Application to 2D-FDTD Computation	147

Hasitha Waidyasooriya, Yasuhiro Takei, Masanori Hariyama, Michitaka Kameyama