PROCEEDINGS OF THE 2011 INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS & APPLICATIONS

# ESA<sup>2</sup>

**Editors** 

Hamid R. Arabnia Ashu M. G. Solo



<sup>©</sup>CSREA Press

This volume contains papers presented at The 2011 International Conference on Embedded Systems & Applications (ESA'11). Their inclusion in this publication does not necessarily constitute endorsements by editors or by the publisher.

### **Copyright and Reprint Permission**

Copying without a fee is permitted provided that the copies are not made or distributed for direct commercial advantage, and credit to source is given. Abstracting is permitted with credit to the source. Please contact the publisher for other copying, reprint, or republication permission.

Copyright <sup>©</sup> 2011 CSREA Press ISBN: 1-60132-178-3 Printed in the United States of America

> CSREA Press U. S. A.

## Foreword

It gives us great pleasure to introduce this collection of papers to be presented at the 2011 International Conference on Embedded Systems and Applications (ESA'11), July 18 through 21, 2011, at Monte Carlo Resort, Las Vegas, USA.

### The Academic Co-Sponsors of this year's conference include:

The Berkeley Initiative in Soft Computing (BISC), University of California, Berkeley, USA; Biomedical Cybernetics Laboratory, HST of Harvard University and Massachusetts Institute of Technology (MIT), USA; Intelligent Data Exploration and Analysis Laboratory, University of Texas at Austin, Austin, Texas, USA; Collaboratory for Advanced Computing and Simulations (CACS), University of Southern California, USA; Minnesota Supercomputing Institute, University of Minnesota, USA; Knowledge Management & Intelligent System Center (KMIS) of University of Siegen, Germany; UMIT, Institute of Bioinformatics and Translational Research, Austria; BioMedical Informatics & Bio-Imaging Laboratory, Georgia Institute of Technology and Emory University, Atlanta, Georgia, USA; Hawkeye Radiology Informatics, Department of Radiology, College of Medicine, University of Iowa, Iowa, USA; NDSU-CIIT Green Computing and Communications Laboratory, USA; Supercomputer Software Department (SSD), Institute of Computational Mathematics & Mathematical Geophysics, Russian Academy of Sciences, Russia; SECLAB (inter-university research groups at University of Naples Federico II, the University of Naples Parthenope, and Second University of Naples, Italy); Medical Image HPC & Informatics Lab (MiHi Lab), University of Iowa, Iowa, USA; Intelligent Cyberspace Engineering Lab., ICEL, Texas A&M University (Com./Texas), USA; and Model-Based Engineering Laboratory, University of North Dakota, North Dakota, USA.

### Corporate Co-Sponsors, Co-Sponsors At-Large and Organizers include:

A number of university faculty members and their staff (names appear below and also on the cover of the proceedings); World Academy of Science (<u>www.world-academy-of-science.org</u>/); Computer Science Research, Education, and Applications Press; High Performance Computing for Nanotechnology (HPCNano); International Society of Intelligent Biological Medicine; World Academy of Biomedical Sciences and Technologies; The International Council on Medical and Care Compunetics; The UK Department for Business, Enterprise & Regulatory Reform, UK; Scientific Technologies Corporation; and HoIP - Health without Boundaries. Microsoft Research and a number of other corporations sponsored specific tracks of WORLDCOMP'11. In addition, several publishers of computer science and computer engineering books and journals, chapters and/or task forces of computer science associations/organizations from 8 countries, and developers of high-performance machines and systems provided significant help in organizing the conference as well as providing some resources.

An important mission of WORLDCOMP (a federated congress to which this conference is affiliated with) includes "Providing a unique platform for a diverse community of constituents composed of scholars, researchers, developers, educators, and practitioners. The Congress makes concerted effort to reach out to participants affiliated with diverse entities (such as: universities, institutions, corporations, government agencies, and research centers/labs) from all over the world. The congress also attempts to connect participants from institutions that have **teaching** as their main mission with those who are affiliated with institutions that have **teaching** as their main mission. The congress uses a quota system to achieve its institution and geography diversity objectives."

The program committee would like to thank all those who submitted papers for consideration. About 50% of the submissions were from outside the United States. Each paper was peer-reviewed by two experts in the field for originality, significance, clarity, impact, and soundness. In cases of contradictory recommendations, a member of the conference program committee was charged to make the final decision; often, this involved seeking help from additional referees by using a double-blinded review process. In addition, papers whose authors included a member of the conference program committee were evaluated using the double-blinded review process. The only exception to the above evaluation process was for papers that were submitted directly to chairs/organizers of approved sessions/workshops; in these cases, the chairs/organizers were responsible for the evaluation of such submissions. The overall paper acceptance rate for regular papers was 24%; 19% of the remaining papers were accepted as poster papers.

We are very grateful to the many colleagues who helped in organizing the conference. In particular, we would like to thank the members of the ESA'11 Program Committee who we hope will offer their help again in organizing the next year's conference (ESA'12). The ESA'11 Program Committee members were:

- Dr. Selim Aissi, (Steering Committee WORLDCOMP), Chief Strategist Security, Manageability and Virtualization, Ultra Mobile Group, Intel Corporation, USA
- Prof. Hamid R. Arabnia, (Steering Committee WORLDCOMP), Elected Fellow, ISIBM; Editor-in-Chief, The Journal of Supercomputing; Advisory Board, IEEE TC on Scalable Computing; University of Georgia, Georgia, USA
- Prof. Ruzena Bajcsy (Steering Committee WORLDCOMP), Member, National Academy of Engineering; IEEE Fellow; ACM Fellow; University of California, Berkeley, California, USA
- Prof. Karuppanan Balasubramanian, Professor and Dean, Faculty of Architecture and Engineering, European University of Lefke, Turkish Republic of Northern Cyprus, Mersin, Turkey
- Prof. Ateet Bhalla, NRI Institute of Information Science and Technology, Bhopal, India
- Prof. H-P. Bischof, Rochester Institute of Technology, Rochester, New York, USA
- Dr. Junaid Chaudhry, University of Hail, Hail City, Saudi Arabia
- Dr. Long Chen, Senior Engineer, Qualcomm Incorporated, San Diego, California, USA
- Prof. Hyunseung Choo, (Steering Committee WORLDCOMP), ITRC Director of Ministry of Information and Communication; Director, Korea Information Processing Society; Associate Editor, ACM Transactions on Internet Technology; Sungkyunkwan University (SKKU), Korea
- Prof. Ping-Tsai Chung, Chair, Computer Science Department, Long Island University, Brooklyn, New York, USA
- Prof. Youping Deng, Director of Cancer Bioinformatics, Rush University Cancer Center, Rush University Medical Center, Chicago, Illinois, USA
- Dr. Lamia Djoudi, University of Versailles, Versailles, France
- Dr. Mohsen Doroodchi, Cardinal Stritch University, Milwaukee, Wisconsin, USA
- Prof. (Winston) Wai-Chi Fang, (Steering Committee WORLDCOMP), IEEE Fellow; Director, System-on-Chip Research Center; TSMC Distinguished Chair Professor; National Chiao Tung University, Hsinchu, Taiwan
- Dr. Haishan Gong, eBay Inc., Sunnyvale, California, USA
- Dr. Dongfeng Han, University of Iowa, Iowa City, Iowa, USA
- Prof. Xiangjian (Sean) He, Director of Intelligent Image Processing & Computer Vision; Deputy Director of Research Centre for Innovation in IT Services and Applications (iNEXT); University of Technology, Sydney, Australia
- Prof. D. V. Kodavade, Head, Computer Science & Engineering Department, D.K.T.E Society's Textile & Engineering Institute, Kolhapur, India
- Prof. Kun Chang Lee, (Steering Committee WORLDCOMP), Professor of MIS and WCU Professor of Creativity Science, Sungkyunkwan University, Seoul, South Korea
- Dr. Shaoshan Liu, Microsoft, one Microsoft Way, Redmond, Washington, USA
- Dr. Yan Luo, National Institute of Standards and Technology (NIST), Maryland, USA
- Prof. Andy Marsh, (Steering Committee WORLDCOMP), Director HoIP; Director HoIP Telecom, UK; Secretary-General WABT; Vice-president ICET; Visiting Professor University of Westminster, UK
- Dr. Armin Mehran, Islamic Azad University, Tehran, Iran
- Dr. Nitin, Distinguished Adjunct Professor, University of Nebraska at Omaha, Omaha, Nebraska, USA
- Dr. R. Ponalagusamy, Professor and Head, Department of Mathematics, National Institute of Technology, Tiruchirappalli, India
- Prof. Junfeng Qu, Clayton State University, Morrow, Georgia, USA
- Prof. Kishore R. Sakharkar, Professor, Infectious Disease Cluster, Advanced Medical & Dental Institute (AMDI), University Sains Malaysia, Malaysia
- Prof. Shivakumar Sastry, (Vice-Chair, ESA'11), Department of Electrical & Computer Engineering, The University of Akron, Ohio, USA
- Dr. Rohit Y. Sharma, Visiting Faculty, Interconnect Focus Center, Georgia Institute of Technology, Atlanta, Georgia, USA
- Dr. Akash Singh, IBM, Sacramento, California, USA
- Dr. Brajesh Kumar Singh, Reader, Department of C.S.E, FET, RBS College, Bichpuri, India
- Prof. R. K. Singh, Uttarakhand Technical University, Dehradun, Uttarakhand, India
- Sunil Kr. Singh, Uttarakhand Technical University, Dehradun, Uttarakhand, India

- Ashu M. G. Solo, (WORLDCOMP Publicity Chair), Fellow of British Computer Society, Principal/R&D Engineer, Maverick Technologies America Inc.
- Dr. Jie Tang, University of California Irvine, California, USA
- Prof. Dr. Qurat-ul-Ain Tariq, Chairperson, Department of Computer and Information Systems Engineering, NED University of Engineering & Technology, Karachi, Pakistan
- Dr. Vladimir Volkov, The Bonch-Bruevich State University of Telecommunications, Saint-Petersburg, Russia
- Dr. Guanghui Wang, Department of Systems Design, University of Waterloo, Canada
- Prof. Layne T. Watson, (Steering Committee WORLDCOMP), IEEE Fellow; NIA Fellow; ISIBM Fellow; Fellow of The National Institute of Aerospace; Virginia Polytechnic Institute & State University, USA
- Prof. Lotfi A. Zadeh, (Steering Committee WORLDCOMP), Member, National Academy of Engineering; IEEE Fellow, ACM Fellow; AAAS Fellow; AAAI Fellow; IFSA Fellow; Director, BISC; University of California, Berkeley, California, USA
- Dr. Songfeng (Andy) Zheng, Missouri State University, Springfield, Missouri, USA

We express our gratitude to keynote and invited speakers of WORLDCOMP and individual conference/tracks and tutorial speakers - the list of speakers appears on the conference web site.

We would also like to thank the followings: UCMSS (Universal Conference Management Systems & Support, California, USA) for managing all aspects of the conference; Dr. Tim Field of APC for managing the printing of the proceedings; and the staff of Monte Carlo Resort in Las Vegas for the professional service they provided. Last but not least, we would like to thank the Co-editor of ESA'11, Ashu M. G. Solo.

We present the proceedings of ESA'11.

Hamid R. Arabnia General Chair & Coordinator, ESA'11

# Contents

Detecting Eating Using a Wrist Mounted Device During Normal Daily Activities	
Yujie Dong, Adam Hoover, Jenna Scisco, Eric Muth	
A Novel Sphygmogram Sampling and Self-Adjusting Scheme for e-Home Healthcare	
Wei Xuan Fang, Ming Chui Dong, Wai Kei Lei, Xiang Yang Hu	
Wireless Sensor Nodes with IR Room Location Capability	
Scott Henry, Ramzi Ammari, Jack Jean	
Developing a Remote Digital Wildlife Camera Triggered by Spatially Deployed Infrared Sensors	
William Collins, Daniel Sanchez, Zachary Sharp, Scott Smith, Jingxian Wu	
Synthesis of Embedded Test System for Process Plants: A Proposed Architecture	
Akin Cellatoglu, Karuppanan Balasubramanian	
An Embedded Architecture for Smart Wheelchair Navigation Via Wireless Network	
Youcef Touati, Arab Ali-Cherif, Hania Aoudia, Mohamed Demri	
Sub-Interval and Feed Forward Techniques to Improve Signal Quality	
Rahul Dixit, Harpreet Singh	
Health Monitoring Nano -Wear System for Astronauts	
Jennifer Rajkumari Kalidoss, Arun Prasad Thirnavkarsu, Nirmala Rani Kalidoss	
SESSION: COMPILERS + OS + SOFTWARE TOOLS AND ENVIRONME	NTS
DEVELOPMENT ISSUES + LIBRARIES	
<b>Bi-Endian Compiler: A Robust and High Performance Approach for Migrating Byte Orde</b> <b>Sensitive Applications</b>	er
Max Domeika, Mikhail Loenko, Pavel Ozhdikhin, Evgueni Brevnov	
Model Transformation and Scheduling Analysis of an AUTOSAR System	
Ahmed Daghsen, Khaled Chaaban, Sebastien Saudrais, Mohamed Shawky	
Army Vehicle Software Complexity Prediction Metric - Five Factors	
Macam Dattathreya, Harpreet Singh	
Joinfs: a Semantic File System for Embedded Systems	
Matthew Harlan, Gabriel Parmer	

Systems         William Stapleton         Generating Hardware from Java Using Self-Propagating Flowpaths         Darrin Hanna, Bryant Jones, Lincoln Lorenz, Mark Bowers         Jsing Real Time Java for Evaluating the Performance of DDS Platforms         Rojdi Rekik, Salem Hasnaoui         SESSION: FPGA + NOC + MULTI-CORE SYSTEMS + MICRO-CONTROLLEF         + COMMUNICATION ISSUES         Connectivity based Dual Vdd Assignment Algorithm for Power Reduction in FPGA         7. Veera Sekhar, Jatindra Kumar Deka         Parametrizable NoC Emulation Framework for Performance Evaluations         iaya Suseela, Venkatesan Muthukumar         Demand Base Routing in Network-on-Chip (NoC)         Kullai Reddy Meka, Jatindra Kumar Deka         Performance Analysis of WK-Recursive and Torus Routing Algorithms for NoCs         iaya Suseela, Venkatesan Muthukumar         Senetic Algorithm Based Bank Selection for Partitioned Memory Architectures         Kimi Liao, Yanxiang He, Yong Chen, Fuyang Li         Dedicated Hardware for RC5 Cryptography and its Implementation         Masaya Yoshikawa, Koichi Sakaue         Reliability Modeling in Multi-core Embedded Systems: A Fast Approach         Kidwin Andres Cubillos Vega, Freddy Bolanos, Fredy Alexander Rivera, Jose Aedo         Developing a Smart Home System	Specification of Embedded Systems Environment Behaviour with Alvis Modelling Lang Marcin Szpyrka, Leszek Kotulski, Piotr Matyasik	lage '
Generating Hardware from Java Using Self-Propagating Flowpaths         Darrin Hanna, Bryant Jones, Lincoln Lorenz, Mark Bowers         Jsing Real Time Java for Evaluating the Performance of DDS Platforms         Rojdi Rekik, Salem Hasnaoui         SESSION: FPGA + NOC + MULTI-CORE SYSTEMS + MICRO-CONTROLLEET + COMMUNICATION ISSUES         Connectivity based Dual Vdd Assignment Algorithm for Power Reduction in FPGA         7. Veera Sekhar, Jatindra Kumar Deka         Parametrizable NoC Emulation Framework for Performance Evaluations         Taya Suseela, Venkatesan Muthukumar         Demand Base Routing in Network-on-Chip (NoC)         Kullai Reddy Meka, Jatindra Kumar Deka         Performance Analysis of WK-Recursive and Torus Routing Algorithms for NoCs         Taya Suseela, Venkatesan Muthukumar         Genetic Algorithm Based Bank Selection for Partitioned Memory Architectures         Kimi Liao, Yanxiang He, Yong Chen, Fuyang Li         Dedicated Hardware for RC5 Cryptography and its Implementation         Aasaya Yoshikawa, Koichi Sakaue         Reliability Modeling in Multi-core Embedded Systems: A Fast Approach         Edwin Andres Cubillos Vega, Freddy Bolanos, Fredy Alexander Rivera, Jose Aedo         Developing a Smart Home System	Development of a Library for Teaching and Implementing Resource-limited Embedded Systems	:
Darrin Hanna, Bryant Jones, Lincoln Lorenz, Mark Bowers Using Real Time Java for Evaluating the Performance of DDS Platforms Rojdi Rekik, Salem Hasnaoui SESSION: FPGA + NOC + MULTI-CORE SYSTEMS + MICRO-CONTROLLEF + COMMUNICATION ISSUES Connectivity based Dual Vdd Assignment Algorithm for Power Reduction in FPGA - Veera Sekhar, Jatindra Kumar Deka Parametrizable NoC Emulation Framework for Performance Evaluations aya Suseela, Venkatesan Muthukumar Demand Base Routing in Network-on-Chip (NoC) Cullai Reddy Meka, Jatindra Kumar Deka Performance Analysis of WK-Recursive and Torus Routing Algorithms for NoCs aya Suseela, Venkatesan Muthukumar Genetic Algorithm Based Bank Selection for Partitioned Memory Architectures (imi Liao, Yanxiang He, Yong Chen, Fuyang Li Dedicated Hardware for RC5 Cryptography and its Implementation Aasaya Yoshikawa, Koichi Sakaue Reliability Modeling in Multi-core Embedded Systems: A Fast Approach Edwin Andres Cubillos Vega, Freddy Bolanos, Fredy Alexander Rivera, Jose Aedo Developing a Smart Home System	William Stapleton	
Jsing Real Time Java for Evaluating the Performance of DDS Platforms         Rojdi Rekik, Salem Hasnaoui         SESSION: FPGA + NOC + MULTI-CORE SYSTEMS + MICRO-CONTROLLEF + COMMUNICATION ISSUES         Connectivity based Dual Vdd Assignment Algorithm for Power Reduction in FPGA         S. Veera Sekhar, Jatindra Kumar Deka         Parametrizable NoC Emulation Framework for Performance Evaluations         aya Suseela, Venkatesan Muthukumar         Demand Base Routing in Network-on-Chip (NoC)         Kullai Reddy Meka, Jatindra Kumar Deka         Performance Analysis of WK-Recursive and Torus Routing Algorithms for NoCs         aya Suseela, Venkatesan Muthukumar         Senetic Algorithm Based Bank Selection for Partitioned Memory Architectures         (imi Liao, Yanxiang He, Yong Chen, Fuyang Li         Dedicated Hardware for RC5 Cryptography and its Implementation         Asaya Yoshikawa, Koichi Sakaue         Reliability Modeling in Multi-core Embedded Systems: A Fast Approach         Edwin Andres Cubillos Vega, Freddy Bolanos, Fredy Alexander Rivera, Jose Aedo         Developing a Smart Home System	Generating Hardware from Java Using Self-Propagating Flowpaths	9
Rojdi Rekik, Salem Hasnaoui         SESSION: FPGA + NOC + MULTI-CORE SYSTEMS + MICRO-CONTROLLER + COMMUNICATION ISSUES         Connectivity based Dual Vdd Assignment Algorithm for Power Reduction in FPGA         G. Veera Sekhar, Jatindra Kumar Deka         Parametrizable NoC Emulation Framework for Performance Evaluations         Gaya Suseela, Venkatesan Muthukumar         Demand Base Routing in Network-on-Chip (NoC)         Guilai Reddy Meka, Jatindra Kumar Deka         Performance Analysis of WK-Recursive and Torus Routing Algorithms for NoCs         Gaya Suseela, Venkatesan Muthukumar         Senetic Algorithm Based Bank Selection for Partitioned Memory Architectures         Gimi Liao, Yanxiang He, Yong Chen, Fuyang Li         Dedicated Hardware for RC5 Cryptography and its Implementation         Masaya Yoshikawa, Koichi Sakaue         Reliability Modeling in Multi-core Embedded Systems: A Fast Approach         Edwin Andres Cubillos Vega, Freddy Bolanos, Fredy Alexander Rivera, Jose Aedo         Developing a Smart Home System	Darrin Hanna, Bryant Jones, Lincoln Lorenz, Mark Bowers	
+ COMMUNICATION ISSUES         Connectivity based Dual Vdd Assignment Algorithm for Power Reduction in FPGA         G. Veera Sekhar, Jatindra Kumar Deka         Parametrizable NoC Emulation Framework for Performance Evaluations         Yaya Suseela, Venkatesan Muthukumar         Demand Base Routing in Network-on-Chip (NoC)         Kullai Reddy Meka, Jatindra Kumar Deka         Performance Analysis of WK-Recursive and Torus Routing Algorithms for NoCs         Yaya Suseela, Venkatesan Muthukumar         Genetic Algorithm Based Bank Selection for Partitioned Memory Architectures         Kimi Liao, Yanxiang He, Yong Chen, Fuyang Li         Dedicated Hardware for RC5 Cryptography and its Implementation         Asayay Yoshikawa, Koichi Sakaue         Reliability Modeling in Multi-core Embedded Systems: A Fast Approach         Edwin Andres Cubillos Vega, Freddy Bolanos, Fredy Alexander Rivera, Jose Aedo         Developing a Smart Home System	Using Real Time Java for Evaluating the Performance of DDS Platforms Rojdi Rekik, Salem Hasnaoui	
G. Veera Sekhar, Jatindra Kumar Deka         Parametrizable NoC Emulation Framework for Performance Evaluations         Performance Analysis of WK-Recursive and Torus Routing Algorithms for NoCs         Parametrizable, Venkatesan Muthukumar         Senetic Algorithm Based Bank Selection for Partitioned Memory Architectures         Kimi Liao, Yanxiang He, Yong Chen, Fuyang Li         Dedicated Hardware for RC5 Cryptography and its Implementation         Masaya Yoshikawa, Koichi Sakaue         Reliability Modeling in Multi-core Embedded Systems: A Fast Approach         Edwin Andres Cubillos Vega, Freddy Bolanos, Fredy Alexander Rivera, Jose Aedo         Developing a Smart Home System		LLER
Yaya Suseela, Venkatesan Muthukumar         Demand Base Routing in Network-on-Chip (NoC)       Image: Constraint of the system         Kullai Reddy Meka, Jatindra Kumar Deka       Image: Constraint of the system         Performance Analysis of WK-Recursive and Torus Routing Algorithms for NoCs       Image: Constraint of the system         Yaya Suseela, Venkatesan Muthukumar       Image: Constraint of the system         Genetic Algorithm Based Bank Selection for Partitioned Memory Architectures       Image: Constraint of the system         Genetic Algorithm Based Bank Selection for Partitioned Memory Architectures       Image: Constraint of the system         Oedicated Hardware for RC5 Cryptography and its Implementation       Image: Constraint of the system         Reliability Modeling in Multi-core Embedded Systems: A Fast Approach       Image: Constraint of the system         Coveloping a Smart Home System       Image: Constraint of the system	<b>Connectivity based Dual Vdd Assignment Algorithm for Power Reduction in FPGA</b> G. Veera Sekhar, Jatindra Kumar Deka	1
Demand Base Routing in Network-on-Chip (NoC)       Image: Constraint of the system         Kullai Reddy Meka, Jatindra Kumar Deka       Image: Constraint of the system         Performance Analysis of WK-Recursive and Torus Routing Algorithms for NoCs       Image: Constraint of the system         Performance Analysis of WK-Recursive and Torus Routing Algorithms for NoCs       Image: Constraint of the system         Performance Analysis of WK-Recursive and Torus Routing Algorithms for NoCs       Image: Constraint of the system         Performance Analysis of WK-Recursive and Torus Routing Algorithms for NoCs       Image: Constraint of the system         Performance Analysis of WK-Recursive and Torus Routing Algorithms for NoCs       Image: Constraint of the system         Performance Analysis of WK-Recursive and Torus Routing Algorithms for NoCs       Image: Constraint of the system         Performance Analysis of WK-Recursive and Torus Routing Algorithms for NoCs       Image: Constraint of the system         Genetic Algorithm Based Bank Selection for Partitioned Memory Architectures       Image: Constraint of the system         Constraint Liao, Yanxiang He, Yong Chen, Fuyang Li       Image: Constraint of the system         Dedicated Hardware for RC5 Cryptography and its Implementation       Image: Constraint of the system         Reliability Modeling in Multi-core Embedded Systems: A Fast Approach       Image: Constraint of the system         Edwin Andres Cubillos Vega, Freddy Bolanos, Fredy Alexander Rivera, Jose Aedo       I	Parametrizable NoC Emulation Framework for Performance Evaluations	1
Kullai Reddy Meka, Jatindra Kumar Deka         Performance Analysis of WK-Recursive and Torus Routing Algorithms for NoCs         Jaya Suseela, Venkatesan Muthukumar         Genetic Algorithm Based Bank Selection for Partitioned Memory Architectures         Kimi Liao, Yanxiang He, Yong Chen, Fuyang Li         Dedicated Hardware for RC5 Cryptography and its Implementation         Masaya Yoshikawa, Koichi Sakaue         Reliability Modeling in Multi-core Embedded Systems: A Fast Approach         Edwin Andres Cubillos Vega, Freddy Bolanos, Fredy Alexander Rivera, Jose Aedo         Developing a Smart Home System	Jaya Suseela, Venkatesan Muthukumar	
Performance Analysis of WK-Recursive and Torus Routing Algorithms for NoCs         Jaya Suseela, Venkatesan Muthukumar         Genetic Algorithm Based Bank Selection for Partitioned Memory Architectures         Kimi Liao, Yanxiang He, Yong Chen, Fuyang Li         Dedicated Hardware for RC5 Cryptography and its Implementation         Masaya Yoshikawa, Koichi Sakaue         Reliability Modeling in Multi-core Embedded Systems: A Fast Approach         Edwin Andres Cubillos Vega, Freddy Bolanos, Fredy Alexander Rivera, Jose Aedo         Developing a Smart Home System	Demand Base Routing in Network-on-Chip (NoC)	1
Yaya Suseela, Venkatesan Muthukumar         Genetic Algorithm Based Bank Selection for Partitioned Memory Architectures         Gimi Liao, Yanxiang He, Yong Chen, Fuyang Li         Dedicated Hardware for RC5 Cryptography and its Implementation         Asaya Yoshikawa, Koichi Sakaue         Reliability Modeling in Multi-core Embedded Systems: A Fast Approach         Edwin Andres Cubillos Vega, Freddy Bolanos, Fredy Alexander Rivera, Jose Aedo         Developing a Smart Home System	Kullai Reddy Meka, Jatindra Kumar Deka	
Genetic Algorithm Based Bank Selection for Partitioned Memory Architectures         Kimi Liao, Yanxiang He, Yong Chen, Fuyang Li         Dedicated Hardware for RC5 Cryptography and its Implementation         Masaya Yoshikawa, Koichi Sakaue         Reliability Modeling in Multi-core Embedded Systems: A Fast Approach         Edwin Andres Cubillos Vega, Freddy Bolanos, Fredy Alexander Rivera, Jose Aedo         Developing a Smart Home System	Performance Analysis of WK-Recursive and Torus Routing Algorithms for NoCs	1
Kimi Liao, Yanxiang He, Yong Chen, Fuyang Li         Dedicated Hardware for RC5 Cryptography and its Implementation         Masaya Yoshikawa, Koichi Sakaue         Reliability Modeling in Multi-core Embedded Systems: A Fast Approach         Edwin Andres Cubillos Vega, Freddy Bolanos, Fredy Alexander Rivera, Jose Aedo         Developing a Smart Home System	Jaya Suseela, Venkatesan Muthukumar	
Dedicated Hardware for RC5 Cryptography and its Implementation       Implementation         Masaya Yoshikawa, Koichi Sakaue       Implementation         Reliability Modeling in Multi-core Embedded Systems: A Fast Approach       Implementation         Edwin Andres Cubillos Vega, Freddy Bolanos, Fredy Alexander Rivera, Jose Aedo       Implementation         Developing a Smart Home System       Implementation	Genetic Algorithm Based Bank Selection for Partitioned Memory Architectures	1
Masaya Yoshikawa, Koichi Sakaue Reliability Modeling in Multi-core Embedded Systems: A Fast Approach Edwin Andres Cubillos Vega, Freddy Bolanos, Fredy Alexander Rivera, Jose Aedo Developing a Smart Home System	Ximi Liao, Yanxiang He, Yong Chen, Fuyang Li	
Reliability Modeling in Multi-core Embedded Systems: A Fast Approach Edwin Andres Cubillos Vega, Freddy Bolanos, Fredy Alexander Rivera, Jose Aedo Developing a Smart Home System	Dedicated Hardware for RC5 Cryptography and its Implementation	1
Edwin Andres Cubillos Vega, Freddy Bolanos, Fredy Alexander Rivera, Jose Aedo Developing a Smart Home System	Masaya Yoshikawa, Koichi Sakaue	
Developing a Smart Home System	Reliability Modeling in Multi-core Embedded Systems: A Fast Approach	1
	Edwin Andres Cubillos Vega, Freddy Bolanos, Fredy Alexander Rivera, Jose Aedo	
Peter Killeen, John Monkus, Biz Klessig, D Hearn, Jingxian Wu, Scott Smith	Developing a Smart Home System	1
	Peter Killeen, John Monkus, Biz Klessig, D Hearn, Jingxian Wu, Scott Smith	
A SystemC-TLM Platform for Wireless Sensor Networks Design Exploration	A SystemC-TLM Platform for Wireless Sensor Networks Design Exploration	1

<b>Implementation and Functional Verification of Soft IP Core of USB 3.0 Device MAC Layer</b> <i>Hasan Baig, Jeong-A Lee</i>	158
FPGA Based EKF Estimator for DTC Induction Motor Drives	165
Yadollah Sabri , Virginie Fresse , Rachid Beguenane, Francis Okou	
<b>Design and Implementation of Low Complexity Router for 2D Mesh Topology Using FPGA</b> Seetharaman Gopalakrishnan, Maheswari Murali	171
SESSION: EMBEDDED SYSTEMS + MICROCONTROLLERS + SMART CAI + SYSTEM ON CHIP + SENSORS	RDS
SCADA Implementation Using GSM Network for Communication	179
Riaz Ul Hassnain Syed, Haider Zaman, Hanif Mohammad	
Design of an HVAC Zone Control System	182
Bassam Shaer, Dana Wadsworth	
Real-Time sEMG Acquisition and Processing Using a PIC 32 Microcontroller	188
Chandrasekhar Potluri, Madhavi Anugolu, Amir Fassih, Yimesker Yihun, Parmod Kumar, Steve Ca Subbaram Naidu Desineni	hiu,
Healthcare Model Based on Smart Card for Saudi Medical Centers	194
Ebtisam Alabdulqader, Hakim Fourar-Laidi	
Design and Implementation of SOC and BIST based Wave-Pipelined Circuit	200
Rengaprabhu Paramasivam, Venkatasubramanian Adinarayanan, Parasuraman Sakkarapani, Marimuthu Murugesan, Vivek Karthik Perumal, Seetharaman Gopalakrishnan	
System on Chip Implementation of Wave-pipelined 2D DWT	207
Venkatasubramanian Adinarayanan, Rengaprabhu Paramasivam, Seetharaman Gopalakrishnan	
Design Space Exploration to Find the Optimum Cache and Register File Size for Embedded Applications	214
Mehdi Alipour , Mostafa E. Salehi, Hesamodin Shojaei Baghini	
A Wearable Trajectory Reconstruction System Using Inertial and Magnetic Sensors	220
Jeen-Shing Wang, Yu-Liang Hsu, Ping-En Cheng, Lun-Chia Kuo, Jen-Chieh Chiang	
Development of Test Interface for Test Automation of Automotive Embedded System	223
Kabsu Han, Jeonghun Cho	

A Difference-Based Data Compression for Daily Activity Signals and Its Realization in an Embedded System	227
Jeen-Shing Wang, Che-Wei Lin, Yen-Shun Chen, Wei-Hsin Wang	
GSM-based Embedded Water Meter System	231
Hicham H. Hallal, May Haidar, Taha Barake, Sami Al-Khaldi, Mohamad Al-Orayfij, Amal Al-Bluw Raneem Al-Jehani	i,
An Embedded Platform for Patient Monitoring and Care System	236
Vivek Kumar Sehgal, Nitin Chanderwal, Shubhrangshu Naval, Abhinav Gulhar, Sayed Jeeshan Ali, Mudit Singhal	
Flexible Embedded System Design Using Flowpaths	241
Darrin Hanna, Bryant Jones, Lincoln Lorenz, Mark Bowers	
An Energy-oriented Retargetable Simulator for Instruction-Set Architecture	246
Kyungyoung So, Kwangman Ko	