PROCEEDINGS OF THE 2011 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN

CDESi

Editors

Hamid R. Arabnia Ashu M. G. Solo



[©]CSREA Press

This volume contains papers presented at The 2011 International Conference on Computer Design (CDES'11). Their inclusion in this publication does not necessarily constitute endorsements by editors or by the publisher.

Copyright and Reprint Permission

Copying without a fee is permitted provided that the copies are not made or distributed for direct commercial advantage, and credit to source is given. Abstracting is permitted with credit to the source. Please contact the publisher for other copying, reprint, or republication permission.

Copyright [©] 2011 CSREA Press ISBN: 1-60132-173-2 Printed in the United States of America

> CSREA Press U. S. A.

Foreword

It gives us great pleasure to introduce this collection of papers to be presented at the 2011 International Conference on Computer Design (CDES'11), July 18 through 21, 2011, at Monte Carlo Resort, Las Vegas, USA.

The Academic Co-Sponsors of this year's conference include:

The Berkeley Initiative in Soft Computing (BISC), University of California, Berkeley, USA; Biomedical Cybernetics Laboratory, HST of Harvard University and Massachusetts Institute of Technology (MIT), USA; Intelligent Data Exploration and Analysis Laboratory, University of Texas at Austin, Austin, Texas, USA; Collaboratory for Advanced Computing and Simulations (CACS), University of Southern California, USA; Minnesota Supercomputing Institute, University of Minnesota, USA; Knowledge Management & Intelligent System Center (KMIS) of University of Siegen, Germany; UMIT, Institute of Bioinformatics and Translational Research, Austria; BioMedical Informatics & Bio-Imaging Laboratory, Georgia Institute of Technology and Emory University, Atlanta, Georgia, USA; Hawkeye Radiology Informatics, Department of Radiology, College of Medicine, University of Iowa, Iowa, USA; NDSU-CIIT Green Computing and Communications Laboratory, USA; Supercomputer Software Department (SSD), Institute of Computational Mathematics & Mathematical Geophysics, Russian Academy of Sciences, Russia; SECLAB (inter-university research groups at University of Naples Federico II, the University of Naples Parthenope, and Second University of Naples, Italy); Medical Image HPC & Informatics Lab (MiHi Lab), University of Iowa, Iowa, USA; Intelligent Cyberspace Engineering Lab., ICEL, Texas A&M University (Com./Texas), USA; and Model-Based Engineering Laboratory, University of North Dakota, North Dakota, USA.

Corporate Co-Sponsors, Co-Sponsors At-Large and Organizers include:

A number of university faculty members and their staff (names appear below and also on the cover of the proceedings); World Academy of Science (www.world-academy-of-science.org/); Computer Science Research, Education, and Applications Press; High Performance Computing for Nanotechnology (HPCNano); International Society of Intelligent Biological Medicine; World Academy of Biomedical Sciences and Technologies; The International Council on Medical and Care Compunetics; The UK Department for Business, Enterprise & Regulatory Reform, UK; Scientific Technologies Corporation; and HoIP - Health without Boundaries. Microsoft Research and a number of other corporations sponsored specific tracks of WORLDCOMP'11. In addition, several publishers of computer science and computer engineering books and journals, chapters and/or task forces of computer science associations/organizations from 8 countries, and developers of high-performance machines and systems provided significant help in organizing the conference as well as providing some resources.

An important mission of WORLDCOMP (a federated congress to which this conference is affiliated with) includes "Providing a unique platform for a diverse community of constituents composed of scholars, researchers, developers, educators, and practitioners. The Congress makes concerted effort to reach out to participants affiliated with diverse entities (such as: universities, institutions, corporations, government agencies, and research centers/labs) from all over the world. The congress also attempts to connect participants from institutions that have **teaching** as their main mission with those who are affiliated with institutions that have **teaching** as their main mission. The congress uses a quota system to achieve its institution and geography diversity objectives."

The program committee would like to thank all those who submitted papers for consideration. About 60% of the submissions were from outside the United States. Each paper was peer-reviewed by two experts in the field for originality, significance, clarity, impact, and soundness. In cases of contradictory recommendations, a member of the conference program committee was charged to make the final decision; often, this involved seeking help from additional referees by using a double-blinded review process. In addition, papers whose authors included a member of the conference program committee were evaluated using the double-blinded review process. The only exception to the above evaluation process was for papers that were submitted directly to chairs/organizers of approved sessions/workshops; in these cases, the chairs/organizers were responsible for the evaluation of such submissions. The overall paper acceptance rate for regular papers was 25%; 15% of the remaining papers were accepted as poster papers.

We are very grateful to the many colleagues who helped in organizing the conference. In particular, we would like to thank the members of the CDES'11 Program Committee who we hope will offer their help again in organizing the next year's conference (CDES'12). The CDES'11 Program Committee members were:

- Dr. Selim Aissi, (Steering Committee WORLDCOMP), Chief Strategist Security, Manageability and Virtualization, Ultra Mobile Group, Intel Corporation, USA
- Prof. Hamid R. Arabnia, (Steering Committee WORLDCOMP), Elected Fellow, ISIBM; Editor-in-Chief, The Journal of Supercomputing; Advisory Board, IEEE TC on Scalable Computing; University of Georgia, Georgia, USA
- Prof. Ruzena Bajcsy (Steering Committee WORLDCOMP), Member, National Academy of Engineering; IEEE Fellow; ACM Fellow; University of California, Berkeley, California, USA
- Prof. H-P. Bischof, Rochester Institute of Technology, Rochester, New York, USA
- Dr. Junaid Chaudhry, University of Hail, Hail City, Saudi Arabia
- Dr. Long Chen, Senior Engineer, Qualcomm Incorporated, San Diego, California, USA
- Prof. Hyunseung Choo, (Steering Committee WORLDCOMP), ITRC Director of Ministry of Information and Communication; Director, Korea Information Processing Society; Associate Editor, ACM Transactions on Internet Technology; Sungkyunkwan University (SKKU), Korea
- Prof. Youping Deng, Director of Cancer Bioinformatics, Rush University Cancer Center, Rush University Medical Center, Chicago, Illinois, USA
- Dr. Mohsen Doroodchi, Cardinal Stritch University, Milwaukee, Wisconsin, USA
- Prof. (Winston) Wai-Chi Fang, (Steering Committee WORLDCOMP), IEEE Fellow; Director, System-on-Chip Research Center; TSMC Distinguished Chair Professor; National Chiao Tung University, Hsinchu, Taiwan
- Dr. Haishan Gong, eBay Inc., Sunnyvale, California, USA
- Dr. Dongfeng Han, University of Iowa, Iowa City, Iowa, USA
- Prof. Xiangjian (Sean) He, Director of Intelligent Image Processing & Computer Vision; Deputy Director of Research Centre for Innovation in IT Services & Applications (iNEXT); University of Technology, Sydney, Australia
- Prof. Kun Chang Lee, (Steering Committee WORLDCOMP), Professor of MIS and WCU Professor of Creativity Science, Sungkyunkwan University, Seoul, South Korea
- Dr. Shaoshan Liu, Microsoft, one Microsoft Way, Redmond, Washington, USA
- Prof. Andy Marsh, (Steering Committee WORLDCOMP), Director HoIP; Director HoIP Telecom, UK; Secretary-General WABT; Vice-president ICET; Visiting Professor University of Westminster, UK
- Dr. Armin Mehran, Islamic Azad University, Tehran, Iran
- Dr. Nitin, Distinguished Adjunct Professor, University of Nebraska at Omaha, Omaha, Nebraska, USA
- Prof. Junfeng Qu, Clayton State University, Morrow, Georgia, USA
- Dr. Mohd Hezri Fazalul Rahiman, Faculty of Electrical Engineering, UiTM Malaysia, Malaysia
- Prof. Kishore R. Sakharkar, Professor, Infectious Disease Cluster, Advanced Medical & Dental Institute (AMDI), University Sains Malaysia, Malaysia
- Dr. Rohit Y. Sharma, Visiting Faculty, Interconnect Focus Center, Georgia Institute of Technology, Atlanta, Georgia, USA
- Dr. Akash Singh, IBM, Sacramento, California, USA
- Dr. Brajesh Kumar Singh, Reader, Department of C.S.E, FET, RBS College, Bichpuri, India
- Prof. R. K. Singh, Uttarakhand Technical University, Dehradun, Uttarakhand, India
- Sunil Kr. Singh, Uttarakhand Technical University, Dehradun, Uttarakhand, India
- Ashu M. G. Solo, (WORLDCOMP Publicity Chair), Fellow of British Computer Society, Principal/R&D Engineer, Maverick Technologies America Inc.
- Dr. Jie Tang, University of California Irvine, California, USA
- Prof. Dr. Qurat-ul-Ain Tariq, Chairperson, Department of Computer and Information Systems Engineering, NED University of Engineering & Technology, Karachi, Pakistan
- Dr. Vladimir Volkov, The Bonch-Bruevich State University of Telecommunications, Saint-Petersburg, Russia
- Dr. Guanghui Wang, Department of Systems Design, University of Waterloo, Canada
- Prof. Layne T. Watson, (Steering Committee WORLDCOMP), IEEE Fellow; NIA Fellow; ISIBM Fellow; Fellow of The National Institute of Aerospace; Virginia Polytechnic Institute & State University, USA

- Prof. Lotfi A. Zadeh, (Steering Committee WORLDCOMP), Member, National Academy of Engineering; IEEE Fellow, ACM Fellow; AAAS Fellow; AAAI Fellow; IFSA Fellow; Director, BISC; University of California, Berkeley, California, USA
- Dr. Songfeng (Andy) Zheng, Missouri State University, Springfield, Missouri, USA

We express our gratitude to keynote and invited speakers of WORLDCOMP and individual conference/tracks and tutorial speakers - the list of speakers appears on the conference web site.

We would also like to thank the followings: UCMSS (Universal Conference Management Systems & Support, California, USA) for managing all aspects of the conference; Dr. Tim Field of APC for managing the printing of the proceedings; and the staff of Monte Carlo Resort in Las Vegas for the professional service they provided. Last but not least, we would like to thank the Co-editor of CDES'11, Ashu M. G. Solo.

We present the proceedings of CDES'11.

Hamid R. Arabnia General Chairs & Coordinators, CDES'11

Contents

SESSION: PERFORMANCE ISSUES AND ENHANCEMENT METHODS + POWER ANALYSIS

Virtual Page Placement Guided by DRAM Locality and Latency Brian Davis, Daniel Bassett, Aabhas Agarwal	3
Standby Power Reduction Techniques for Asynchronous Circuits with Indeterminate Standby States	10
Liang Zhou, Scott Smith	
The Impact of Dust on On-chip Temperature And Performance of Microprocessors <i>Hyung Beom Jang, Cheol Hong Kim, Sung Woo Chung</i>	17
Performance Improvement by N-Chance Clustered Caching in NoC based Chip Multi-Processors	21
Rakesh Yarlagadda, Sanmukh R Kuppannagari, Hemangee K. Kapoor	
<i>SESSION:</i> ALGORITHMS, LOGIC, CIRCUIT/HARDWARE DESIGN, AND TOOLS	
Synchronization of Different Chaotic Systems and Electronic Circuit Analysis	29
J. H. Park, T. H. Lee, D. H. Ji, H. Y. Jung, S. M. Lee	
Improved Cost Reversible Multiplier Design	35
Mihail Cutitaru, Lee A. Belfore, II	
Advancement On Optical Transition Logic	39
Parteek Sharma, Gagandeep Sharma, Richa Sharma	
Designing a Secure 32-bit ALU using (63, 36) BCH code	44
Vahid Khorasani, Mohammad Mortazavi, Bijan Vousoghi Vahdat	
Dealing with the 'Itanium Effect' Steve Richfield	51
Analysis of 32-bit Fault Tolerant ALU Methods Vahid Khorasani, Bijan Vousoghi Vahdat, Mohammad Mortazavi	58

SESSION: HPC AND DESIGN ISSUES + FPGA + GPU + NOC + EMBEDDED SYSTEMS

High-Performance and Area-Efficient Hardware Design for Radix-2k Montgomery Multipliers	65
Liang Zhou, Miaoqing Huang, Scott Smith	
Sensitivity Analysis on Hardware Resources in SMT Processors	72
Naveen Davanam, Ho Young Kim, Byeong Kil Lee, Eugene John	
Hardware Design and Implementation of Digital Pulse Processor using FPGA	78
Sanghoon Yang, Cheoljin Choi, Sook Yoon, Dong Sun Park	
Numerical Precision and Benchmarking Very-High-Order Integration of Particle Dynamics on GPU Accelerators	83
Ken Hawick, Daniel Playne, Mitchell Johnson	
Clustered Caching for Improving Performance and Energy Requirements in NoC Based Multiprocessors	90
Hemangee K. Kapoor, Lopamudra Chatterjee, Rakesh Yarlagadda	
SESSION: GENERAL TOPICS AND DISCUSSIONS	
Evaluation of Enhanced Replacement Scheme (ERS) on Simplescalar Simulation Tool	99
Manoj Kumar, Anand Mohan, Gaurav Gupta	
Computerized Sale and Distribution System and Its Economical Analysis	103
Maryam Hamedanian	
NeoMovingLife Garden	109
Raj Shankar	
SESSION: ASYNCHRONOUS DESIGN + MULTI-CORE PROCESSORS + FPO + HPC + CIRCUIT DESIGN	GΑ
Robust Asynchronous Carry Lookahead Adders	119
P. Balasubramanian, D. A. Edwards, H. R. Arabnia	
Reducing Thermal Hotspots in Multi-Core Processors using Core Migration Scheduling	125
Savithra Eratne, Claudia Romo, Eugene John, Wei-Ming Lin	
Simple QPSK Modulator Implemented in Virtex 6 FPGA Board for Satellite Ground Station	131
Asraf Mohamed Moubark, Mohd Alauddin Mohd Ali, Sawal Ali, Hilmi Sanusi, Nasharuddin Zainal	
Improved Floating-Point Matrix Multiplier	136
Wei-Ting Weng, Dyi-Rong Duh	

High Speed Performance and Yield Optimization Technique for Analog Integrated Circuits 140

Sawal Ali, Md. Shabiul Islam, Siti A. Ahmad

Leakage - Delay Tradeoff in Wide-Bit Nanoscale CMOS Adders	146
Claudia Romo, Savithra Eratne, Eugene John, Byeong Lee	