# **A Primer for Mapping Techniques on NoC Systems**

M. Sacanamboy<sup>1</sup>, F. Bolaños<sup>2</sup>, and R. Nieto<sup>3</sup>

<sup>1</sup>Department of Electronics and Computer Sciences, Pontificia Universidad Javeriana, Cali, Valle del Cauca, Colombia

<sup>2</sup>Department of Electrical Engineering and Automatics, Universidad Nacional de Colombia, Medellín, Antioquia, Colombia

<sup>3</sup>Department of Electrical Engineering, Universidad del Valle, Cali, Valle del Cauca, Colombia

**Abstract** - This paper is aimed to present a detailed description of the main factors which must be considered for task mapping onto Network on Chip (NoC) systems. A survey of the most representative and outstanding reported works is presented, along with conclusions and future work regarding such a review.

Keywords: NoC (Network on Chip) Systems, Task mapping.

# **1** Introduction

In order to cope with performance requirements imposed by applications, current computing systems are moving to multicore platforms. Among such high performance systems, embedded systems represent a big fraction of the market, involving a plethora of devices such as portable devices, vehicles, wireless sensors, home devices, and so on.

Embedded systems are designed to implement special features, and are different from generic computing systems in the fact that they are devoted to implement one or more specific functionalities. Such systems are constrained by the applications, which impose operating conditions related to some figures of merit, such as performance, real time, power consumption, cost, etc. In order to cope with such constraints, designers have conceived systems with several processing cores, which may be different from each other, and are organized on a single chip (MPSoC) [1, 2].

Heterogeneity in current MPSoC systems is related with the variety of features which are present on each system core, and allows achieving flexibility in dealing with several kinds of applications. Many of current research efforts rely on improving the interconnection and synchronization systems of such cores, for the sake of speeding up the overall performance of the system. Interconnection buses are running out of capacity when dealing with a larger number of nodes inside the system, so it is mandatory to conceive efficient and structured communication architectures for these MPSoC systems [3].

NoC systems are a current approach aimed to achieving such interconnection objectives. Among some of its appealing features, the use of NoCs is preferred because of their scalability, high performance, and modularity. Particularly, by using NoC systems it is possible to achieve concurrent communications, as well as high components reusability.

NoC systems are composed of nodes and a communication architecture, which is based on network interfaces (NIs) and routers. Routers are plugged to communication channels, and nodes access such resources by means of the NIs. Nodes are often related to computational or storage resources, or a combination of both.

One of the most critical stages in designing a current embedded system is the mapping of tasks onto the available resources of the NoC. Such stage depends on the application, as well as the target NoC architecture. Some factors which are related to such an important design stage are [4]: Application constraints, figures of merit for system optimization, available mapping tools and their limitations, available information of the system. Because of all of these issues, task mapping is classified as a hard NP-problem [5].

This work is aimed to present a first review of several factors which are involved with task mapping methodologies in NoC systems. The paper is organized as follows: Section 2 summarizes the key factors which must be taken into account in the task mapping stage for NoC systems. Section 3 surveys some of the most representative works on this issue. Conclusions and future work are presented on Section 4.

# 2 Key factors on task mapping

Due to its criticity, some key factors must be considered in the stage of mapping of tasks onto a NoC system. Such key factors are described below.

#### 2.1 Target architecture

The target architecture is related to whether nodes on the NoC system are heterogeneous or homogeneous.

Heterogeneity is the most common case, because this factor may improve system performance in presence of different kinds of applications. Heterogeneity refers to having several kinds of nodes in the system (i.e., nodes may be different among them).

# 2.2 Abstraction level of the application specification

The abstraction level in which applications are described is a key factor in mapping tasks of such applications to the available resources. The first possible approach on this subject is to use Register Transfer Level, or RTL. RTL is a valuable tool for modeling and designing complex systems, and often relies on hardware description languages, such as VHDL (VHSIC Hardware Description Language) and Verilog. Such tools allow modeling a part of the NoC system such as the communication system, or even the entire system [6].

The second reported approach is based on transaction-level modeling or TLM. Transactions are defined as the event of synchronization or data exchange among system modules. This approach is appealing because it allows performing a functional verification of the system, and the modeling is based on languages such as SystemC [7]. TLM has been used successfully for synthesizing high speed MPSoC systems [8], and for modeling the communications infrastructure of a NoC [9].

#### 2.3 Figures of merit

This factor refers to the optimization criteria which must be considered along the optimization process related to the mapping stage. Such optimization can be viewed as a solutions space exploration, where each solution represents a single design choice with different values for the objective functions. The task mapping process must find an acceptable solution within the space with allowable and optimized values for such functions. Among the most common figures of merit used for such optimization process, we may find: power consumption, delay time, mapping time, temperature, mean number of hops across the network, network contention, mean channel occupancy, bandwidth, and so on.

#### 2.4 Common-domain semantic

This is a medium level representation which combines information both from the high level application description and from the implementation platform. Among the plethora of representations available for these purposes, graph-based approaches are the most common, with instances such as task graphs (TG), communication task graphs (CTG), communication weight graphs (CWG), communication resources graph (CRG), annotated task graphs (ATG), synchronous and asynchronous data flow graphs (SDFG and ADFG), and so on. Some other kinds of such medium–level representation are the Petri Networks (PN), and the Kahn Process Networks (KPN).

#### 2.5 Topologies

Topology refers to the way in which system nodes are physically interconnected. Topologies may be classified as either regular or irregular. Some instances of common topologies are meshes, torus, rings, and spidergon ones. Regular topologies are more constrained with respect to the connections distribution, which are generated by means of mathematical functions [2, 17]. Irregular Topologies are often the mixture of two or more regular forms, which leads to hybrid, hierarchical or totally irregular topologies.

#### 2.6 Optimization algorithms

As already mentioned, the mapping stage relies on an optimization process, which searches along a solutions space, the design with a better tradeoff among the chosen figures of merit. The kind of optimization algorithm used for task mapping has a direct impact in the communications nature [10]. For instance, off–line (static) optimization forces to having predictable communication assessments, whilst dynamic algorithms allow a more flexible communication scheme.

A subset of static algorithms encompasses the so called exact approaches, which are based on mathematical modeling of the optimization problem. Integer Linear Programming (ILP), Non Integer Linear Programming, and Mixed Integer Linear Programming, are well–known instances of exact algorithms, but their drawback relies on their poor convergence performances as the problem size increases [12].

On the other hand, search–based techniques are divided in heuristic and deterministic algorithms. Deterministic algorithms are devoted to search along the whole solution space, whereas heuristic algorithms use the previous experience in order to improve the searching process. Among heuristic algorithms there are some approaches which work with evolutive techniques (transformative) and some others which produce partial solutions in an iterative fashion until a good–enough solution has been reached (constructive). Dynamic algorithms are all based on heuristics. They must be quick enough to deliver a reasonably good solution in run time, without sacrificing task mapping quality. Table 1 summarizes the taxonomy above described.

Nature	Kind	
1		
1		
Dynamic	Heuristic	
1		
1		
1		
Static	Exact	
	Heuristic –	
Static	Transformative	
	Houristia	
Static	Constructive	
	Constructive	
	Nature         Nature         Dynamic         Static         Static         Static	

Table 1. Taxonomy of the Optimization Algorithms.

#### 2.7 Tools

Some software tools are available for supporting the task mapping stage in NoC design environments. Among such tools the following can be mentioned below.

• SUNMAP selects the best topology according to application constraints (power, bandwidth, communication delay) and generates the nodes allocation for the target application and architecture. The process involves three steps. Firstly, routing algorithm and allocation objectives must be selected. In second place, the best topology is chosen and thirdly, a model of the system is provided through SystemC descriptions [13].

• SMAP is a mapping and simulation tool developed in the Matlab environment, which provides several optimization choices for the solution space exploration. Some of these options are Genetic Algorithms, random, and spiral. The communication among nodes can be simulated with both deterministic routing algorithms (such as XY) or adaptive algorithms (such as west-first or backtracking). Some figures of merit assessments, such as power consumption or execution time, are provided by the tool [14].

HeMPS is a custom platform for design and simulation of NoC-based MPSoCs. This tool is based on the Hermes network, a Noc with a two dimensional mesh topology, a XY routing algorithm, and a wormhole commutation mode. Nodes in Hermes may be a MIPS processor, a RAM memory module, a DNA module, or a NI module. First design stage in HeMPS implies identifying the application specifications and constraints. After that, some hardware platform parameters (such as the size of the network, packet size, memory size, etc.) must be settled and the partitioning algorithm is able to start. The last stage implies the task mapping of the application on the selected platform. Both static and dynamic mapping is supported. The designer is able to integrate hardware and software components to perform a simulation and validation of the whole system. The final stage generates a description of the platform by means of a Hardware Description Language (HDL) [15].

• OPNEC is an open code platform for designing and simulating NoC systems. It supports a variety of 2D and 3D NoC architectures and several topologies (mesh, torus, ring, bus). It is also capable of working with both static XY routing algorithms and adaptive approaches, and supports several kinds of processor and memory modules. Several optimization objectives might be used, such as energy consumption and communication delay. Energy assessments are achieved by means of RTL models and are aimed to provide estimations of the whole network system.

m 11 0		C		1
Table 7	' Nummary	v of renorted	manning	collitione
1 a O C 2	. Summar	y of reported	mapping	solutions
		/ 1	11 0	

	Factor			
Ref.	Optimization Criterion (Figures of Merit)	Common Domain Semantic / Optimization Algorithm	Target Architecture and Abstraction Level	
[18]	Execution time	CTG / Exact optimization	Homogeneous architectures and Algorithm abstraction	
[19]	Energy Consumption	CTG / Heuristic Constructive		
[20]	Energy Consumption	TG / Exact optimization	Heterogeneous architecture and Algorithm abstraction	
[21]	Communica -tion cost	APCG / Heuristic Transformative		
[22]	Communica- tion volume	CTG / Heuristic Transformative		
[23]	Multi- objective	TG / Heuristic Transformative		
[24]	Bandwidth, Area	CTG / Heuristic Constructive		
[25]	Energy Consumption , Latency	ARG / Heuristic Constructive		
[26]	Communica- tion Cost, Bandwidth	CG / Heuristic Constructive	Heterogeneous architecture and TLM abstraction	
[27]	Execution Time	AG / Dynamic		
[28]	Execution Time Energy Consumption , Average channel load, Latency	AG / Dynamic Optimization		
[29]	Energy Consumption	CTG / Dynamic optimization	Heterogeneous architecture and RTL abstraction	
[30]	Execution Time	SDFG / Heuristic Transformative		
[31]	Energy Consumption , Execution Time	CWG, CRG / Heuristic Constructive Dynamic	Homogeneous architecture and RTL abstraction	

# **3** Reported mapping solutions

This section summarizes the most representative reported works in the subject of mapping solutions aimed to

NoC systems. In order to efficiently present such information, Table 2 relates some of the literature references, with some key factors on task mapping, as described in Section 2. Some abbreviations are used in Table 2. Their meaning is as follows. CTG: Communication Task Graph; TG: Task Graph; APCG: Application Characteristics Graph; CG: Core Graph; AG: Acyclic Graph; SDFG: Synchronous Dataflow Graph; CWG: Communication Weights Graph; CRG: Communication Resources Graph.

In Table 2, all reported solutions work with mesh topologies with exception of reference [30]. None of them is aimed to hierarchical, hybrid, or irregular topologies.

# 4 Conclusions

This document introduces a brief summary on task mapping techniques for NoC Systems. A taxonomy of key factors involving task mapping methodologies is introduced. Finally, a survey of reported works in literature, regarding tasks mapping is also presented. This survey includes some of the key factors previously presented.

According with the results summarized in Table 2, most of the mapping solutions reported in literature are aimed to mesh NoC topologies. Network regularity and ease of simulation and implementation might be part of the reasons why mesh topologies are preferred. As future work, we devise the study of mapping solutions in hierarchical and more complex network topologies.

# **5** Acknowledgements

The authors would like to thank Universidad Nacional de Colombia, Pontificia Universidad Javeriana Cali and Universidad del Valle, because of its support in the development of this work.

#### **6** References

[1] A. Guerre, N. Ventroux, David R, Merigot A. "Hierarchical network-on-chip for embedded many-core architectures," Fourth ACM/IEEE International Symposium on Networks-on-Chip (NOCS), pp. 189-196. 3-6 May 2010.

[2] M. A. Siala, S. B. Saoud. "A survey on existing MPSOCs architectures," International Journal of Computer Applications (0975 – 8887), vol. 19 (3), pp. 28-41, Abr 2011.

[3] F. Moraes, N. Clazans, A. Mello, L. Moller y L. Ost. "HERMES: an infraestructure for low area overhead packet-switching Networks on Chip," Elsevier, INTEGRATION, the VLSI journal 38, pp.69-93, 2004. Available at http://www.sciencedirect.com/science/article/pii/S0167926 004000185.

[4] P. Mesidis. Mapping of Real-time Applications on Network-on-Chip based MPSOCS. Tesis de Maestría Universidad de York.2011.

[5] M. R. Garey and D. S. Johnson, Computers and Intractability; A Guide to the Theory of NP-Completeness. New York, NY, USA: W. H. Free- man & Co., 1990.

[6] M. Grange, A. Y. Weldezion, D. Pamunuwa, R. Weerasekera, Lu. Zhonghai, A.Jantsch, D. Shippen.
"Physical mapping and performance study of a multi-clock 3-Dimensional Network-on-Chip mesh," IEEE International Conference on 3D System Integration, pp. 1-7, 28-30 Sept. 2009.

[7] F. G. Assia, Transaction Level Modeling with SystemC: TLM Concepts and Applications for Embedded Systems. Springer 2005.

[8] V. Zadrija, V. Sruk. "Mapping algorithms for MPSoC synthesis," Proceedings of the 33rd International Convention MIPRO, pp.624-629, 24-28 May 2010.

[9] R. Lemaire, S. Thuries, F. Heiztmann, C. Helmstetter, P. Vivet, F. Clermidy "A flexible modeling environment for a NoC-based multicore architecture," IEEE International, pp. 140-147, 9-10 Nov. 2012.

[10] Guerre A, Ventroux N, David R, Merigot A. "Hierarchical Network-on-Chip for Embedded Many-Core Architectures," Fourth ACM/IEEE International Symposium on Networks-on-Chip (NOCS). pp. 189-196. 3-6 May 2010.

[11] P. K. Sahu, S. Chattopadhyay. "Survey on application mapping strategies for Network on Chip design," Journal of Systems Architecture, vol. 59, Issue 1, pp. 60-76, Jan 2013.

[12] O. He, S. Dong, W. Jang, J. Bian, and D. Z. Pan, "UNISM: Unified Scheduling and Mapping for General Networks on Chip," IEEE Trans. VLSI Syst., vol. 20, no. 8, pp. 1496–1509, 2012.

[13] S. Murali, G. De Micheli. "SUNMAP: a tool for automatic topology selection and generation for NoCs," Design Automation Conference. pp. 914-919, 7-11 Jul 2004.

[14] S. Saeidi, A. Khademzadeh, A. Mehran. "SMAP: An intelligent mapping tool for Network on Chip," International Symposium on Signals, Circuits and Systems, vol. 1, pp. 1-4, 13-14 Jul 2007.

[15] E.A. Carara, R.P. de Oliveira, N.L.V. Calazans, F.G. Moraes. "HeMPS-A framework for NoC-Based MPSOC generation," IEEE International Symposium on Circuits and Systems, (ISCAS), pp. 1345-1348, 24-27 May 2009.

[16] C. Jueping, H. Gang, W. Shaoli, Y. Lei, L. Zan, H. Yue. "OPNEC-sim: An Efficient Simulation Tool for Network-on-Chip Communication and Energy Performance Analysis," 10th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT), pp. 1892-1894, 1-4 Nov. 2010.

[17] J. Duato, S. Yalamanchili, and L. Ni. Interconnection Networks: An Engineering Aproach. Morgan Kaufmann/Elsevier, 2003.

[18] S. Tosun. "Cluster-based application mapping method for Network-on-Chip," Advances in Engineering Software, vol. 42, n.10, pp. 808-874, Oct 2011.

[19] L. Zhong, J. Sheng, M. Jing, Z. Yu, X. Zeng, D. Zhou. "An Optimized Mapping Algorithm Based on Simulated Annealing for Regular NoC Architecture," IEEE 9th International Conference on ASIC (ASICON), pp. 389-392, 25-28 Oct. 2011.

[20] E. Khajekarimi, M. R. Hashemi. "Energy-Aware ILP Formulation for Application Mapping on NoC Based MPSoCs," 21st Iranian Conference on Electrical Engineering (ICEE), pp. 1-5, 14-16 May 2013.

[21] Y. Z. Tei, M. N. Marsono, N. Shaikh-Husin, Y. W. Hau<sup>†</sup> "Network Partitioning and GA Heuristic Crossover for NoC Application Mapping," IEEE International Symposium on Circuits and Systems (ISCAS), pp.1228-1231, 19-23 May 2013.

[22] A. Racu, L.S. Indrusiak, "Using Genetic Algorithms to Map Hard Real-Time on NoC-based Systems," 7th International Workshop on Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), pp. 1-8, 9-11 Jul 2012.

[23] F. Bolaños. Mapping Techniques for Embedded Systems Design with Reliability Considerations. Tesis de Doctorado Universidad de Antioquia 2012.

[24] H. M. Harmanani, R. Farah. "A Method for Efficient Mapping and Reliable Routing for NoC Architectures with Minimum Bandwidth and Area," Joint 6th International IEEE Northeast Workshop on Circuits and Systems and TAISA Conference, NEWCAS-TAISA, pp. 29-32, 22-25 June 2008.

[25] M. Janidarmian1, A. Khademzadeh, M. Tavanpour. "Onyx: A new heuristic bandwidth-constrained mapping of cores onto tile-based Network on Chip," IEICE Electronics Express, vol.6, n.1, pp. 1–7, 2009.

[26] Murali S, De Micheli G. Bandwidth-Constrained Mapping of Cores onto NoC Architectures. Proceedings of the Design, Automation and Test in Europe Conference and Exhibition (DATE'04). Vol 2, pp.896-901. 16-20 Feb. 2004.

[27] E. Carvalho, N. Calazans, F. Moraes. "Heuristics for Dynamic Task Mapping in NoC-based Heterogeneous MPSoCs," 18th IEEE/IFIP International Workshop on Rapid System Prototyping, pp. 34-40, 28-30 May 2007.

[28] A. K. Singh, T. Srikanthan, A. Kumar, W. Jigang. "Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platforms," Journal of Systems Architecture: the EUROMICRO Journal, vol. 56, n. 7, pp. 242-255, Jul 2010.

[29] L. Ost, G. Almeida, M. Mandelli, E. Wachter, S. Varyani, G. Sassatelli, L. S. Indrusiak, M. Robert, F. Moraes. "Exploring Heterogeneous NoC-based MPSoCs: from FPGA to High-Level Modeling," Reconfigurable Communication-centric Systems-on-Chip (ReCoSoC), 2011 6th International Workshop on. pp. 1-8. 20-22 June 2011.

[30] G. Wang, W. Gong, B. DeRenzi, R. Kastner. "Ant Colony Optimizations for Resource and Timing Constrained Operation Scheduling," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 26, n. 6, pp. 1010-1029, Jun 2007.

[31] C.A.M. Marcon, E. I. Moreno, N. L. V. Calazans, F.G. Moraes. "Comparison of network-on-chip mapping algorithms targeting low energy consumption," Computers & Digital Techniques, IET, vol. 2, n.6, pp. 471-482, Nov 2008.